首页> 外国专利> In the generator of test pattern and the strobe signal and the interposition mannered null semiconductor test system

In the generator of test pattern and the strobe signal and the interposition mannered null semiconductor test system

机译:在测试码型和选通信号的产生器及插入式零半导体测试系统中

摘要

PROBLEM TO BE SOLVED: To provide a device and a method for inserting an additional delay time to the timing data of a specific event in an event type semiconductor test system for testing an electronic device to be tested by generating events of various timing.;SOLUTION: This delay time inserting device comprises an event memory for storing the timing data and event type data of each event and a means for inserting the delay time into the timing data of the specified event. An event having the total delay time by far longer than the time length capable of being expressed by the allocated number of data bits can be generated by inserting the delay time into the timing data of the specified event. The inserting means can insert the delay time by repeating the specified timing data and event type data for the event directly before the specified event.;COPYRIGHT: (C)2001,JPO
机译:解决的问题:提供一种用于在事件类型半导体测试系统中向特定事件的时序数据插入额外的延迟时间的设备和方法,该事件类型半导体测试系统用于通过生成各种时序的事件来测试要测试的电子设备。 :该延迟时间插入装置包括:事件存储器,用于存储每个事件的定时数据和事件类型数据;以及用于将延迟时间插入到指定事件的定时数据中的装置。通过将延迟时间插入到指定事件的定时数据中,可以生成总延迟时间远远长于能够由分配的数据位数表示的时间长度的事件。插入装置可以通过直接在指定事件之前对事件重复指定的定时数据和事件类型数据来插入延迟时间。COPYRIGHT:(C)2001,JPO

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号