首页> 外国专利> FREQUENCY ERROR COMBINATION LOGIC CONFIGURED FOR MULTI-CHANNEL DATA DETECTION SYSTEM, AND METHOD FOR GENERATING FREQUENCY ERROR

FREQUENCY ERROR COMBINATION LOGIC CONFIGURED FOR MULTI-CHANNEL DATA DETECTION SYSTEM, AND METHOD FOR GENERATING FREQUENCY ERROR

机译:用于多通道数据检测系统的频率误差组合逻辑,以及产生频率误差的方法

摘要

PROBLEM TO BE SOLVED: To provide frequency error combination logic for a multi-channel data detection system with a phase locked loop for each channel.;SOLUTION: The frequency error combination logic comprises receiving frequency error information with respect to each channel; combination logic configured to combine the received frequency error information and generate a combined phase error, weighting the received frequency error information from each channel; and a frequency error output configured to apply the combined frequency error to at least one channel phase locked loop.;COPYRIGHT: (C)2009,JPO&INPIT
机译:要解决的问题:为具有每个通道的锁相环的多通道数据检测系统提供频率误差组合逻辑。解决方案:频率误差组合逻辑包括接收有关每个通道的频率误差信息。组合逻辑,被配置为组合接收到的频率误差信息并产生组合相位误差,对来自每个信道的接收到的频率误差信息进行加权。 COPYRIGHT:(C)2009,JPO&INPIT;频率误差输出,配置为将组合频率误差应用于至少一个通道锁相环。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号