首页>
外国专利>
MODELING AND VERIFICATION OF CONCURRENT SYSTEMS USING SMT-BASED BMC
MODELING AND VERIFICATION OF CONCURRENT SYSTEMS USING SMT-BASED BMC
展开▼
机译:使用基于SMT的BMC对并发系统进行建模和验证
展开▼
页面导航
摘要
著录项
相似文献
摘要
A computer implemented method for modeling and verifying concurrent systems which uses Satisfiability-Modulo Theory (SMT)-based Bounded Model Checking (BMC) to detect violations of safety properties such as data races. A particularly distinguishing aspect of our inventive method is that we do not introduce wait-cycles in our symbolic models for the individual threads, which are typically required for considering an interleaved execution of the threads. These wait-cycles are detrimental to the performance of BMC. Instead, we first create independent models for the different threads, and add inter-model constraints lazily, incrementally, and on-the-fly during BMC unrolling to capture the sequential consistency and synchronization semantics. We show that our constraints provide a sound and complete modeling with respect to the considered semantics. One benefit of our lazy modeling method is the reduction in the size of the BMC problem instances, thereby, improving the verification performance in both runtime and memory.
展开▼