首页> 外国专利> Design Method and System for Minimizing Blind Via Current Loops

Design Method and System for Minimizing Blind Via Current Loops

机译:通过电流环路使盲区最小化的设计方法和系统

摘要

A design method and system for minimizing blind via current loops provides for improvement of electrical interconnect structure design without requiring extensive electromagnetic analysis. Other vias in the vicinity of a blind via carrying a critical signal are checked for suitability to conduct return current corresponding to the critical signal that is disrupted by the transition from a layer between two metal planes to another layer. The distance to the return current via(s) is checked and the design is adjusted to reduce the distance if the distance is greater than a specified threshold. If the blind via transition is to an external layer, suitable vias connect the reference plane at the internal end of the blind via to an external terminal. If the transition is between internal layers, suitable vias are vias that connect the two reference planes surrounding the reference plane traversed by the blind via.
机译:用于使盲过孔电流回路最小化的设计方法和系统提供了电互连结构设计的改进,而无需大量的电磁分析。检查在携带关键信号的盲孔附近的其他通孔是否​​适合传导与该关键信号相对应的返回电流,该电流被从两个金属平面之间的过渡过渡到另一个层而中断。检查到返回电流通孔的距离,如果距离大于指定的阈值,则调整设计以减小距离。如果盲孔过渡到外部层,则合适的通孔会将盲孔内部端的参考平面连接到外部端子。如果过渡位于内部层之间,则合适的过孔是连接围绕盲孔所穿过的参考平面的两个参考平面的过孔。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号