首页>
外国专利>
Design Method and System for Minimizing Blind Via Current Loops
Design Method and System for Minimizing Blind Via Current Loops
展开▼
机译:通过电流环路使盲区最小化的设计方法和系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
A design method and system for minimizing blind via current loops provides for improvement of electrical interconnect structure design without requiring extensive electromagnetic analysis. Other vias in the vicinity of a blind via carrying a critical signal are checked for suitability to conduct return current corresponding to the critical signal that is disrupted by the transition from a layer between two metal planes to another layer. The distance to the return current via(s) is checked and the design is adjusted to reduce the distance if the distance is greater than a specified threshold. If the blind via transition is to an external layer, suitable vias connect the reference plane at the internal end of the blind via to an external terminal. If the transition is between internal layers, suitable vias are vias that connect the two reference planes surrounding the reference plane traversed by the blind via.
展开▼