首页> 外国专利> Optimized power delivery to high speed, high pin-count devices

Optimized power delivery to high speed, high pin-count devices

机译:优化向高速,高引脚数设备的功率传输

摘要

A high-speed semiconductor device includes a substrate having an upper substrate surface, a lower substrate surface, and a periphery bounding the upper and the lower substrate surfaces, the substrate further having an upper substrate ground trace providing an electrical path to the lower substrate surface through a substrate ground via; an array of solder balls attached to the lower substrate surface, the array of solder balls including a plurality of ground solder balls disposed at the periphery and electrically connected to the substrate ground via.
机译:一种高速半导体器件,包括:具有上基板表面,下基板表面以及界定上基板表面和下基板表面的外围的基板,该基板还具有上基板接地迹线,该上基板接地迹线提供到下基板表面的电气路径通过衬底接地通孔;一排焊球阵列,其附着于基板的下表面,该阵列的焊球阵列包括多个接地的焊球,该多个接地的焊球布置在外围并且电连接至基板的接地过孔。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号