首页>
外国专利>
Methods and systems for a digital frequency locked loop for multi-frequency clocking of a multi-core processor
Methods and systems for a digital frequency locked loop for multi-frequency clocking of a multi-core processor
展开▼
机译:用于多核处理器的多频时钟的数字锁频环的方法和系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method and systems for a digital frequency locked loop in a multi-core processor are provided. The method includes applying a dither modulation signal at a dither modulation frequency to modulate an output frequency to provide a clock signal to a core of the multi-core processor. The method further includes filtering a feedback signal of the output frequency with respect to a target frequency. The method additionally includes determining a frequency error in the filtered feedback signal as a function of alignment of the output frequency to the target frequency, and adjusting the output frequency in response to the frequency error.
展开▼