首页> 外国专利> AUTOMATED SEMICONDUCTOR DESIGN FLAW DETECTION SYSTEM

AUTOMATED SEMICONDUCTOR DESIGN FLAW DETECTION SYSTEM

机译:自动化半导体设计缺陷检测系统

摘要

The process by which a logical simulation model is implemented in a physical device may introduce errors in the resulting implementation. A simulation system enables comparison of a realized physical implementation against the simulation models that produce them, thereby detecting differences between an initial, logical design and the resulting physical embodiment. Errors introduced by an initial design, faulty Intellectual Property blocks, faulty programmable logic device silicon, faulty synthesis algorithms and software, and faulty place and route algorithms and software may be detected. As a result, the simulation system reflects both the accuracy of the actual implemented device with the capacity and performance of a purpose built hardware-assisted solution.
机译:在物理设备中实现逻辑仿真模型的过程可能会在结果实现中引入错误。仿真系统能够将实现的物理实现与生成它们的仿真模型进行比较,从而检测出初始逻辑设计和最终的物理实施例之间的差异。可能会检测到由初始设计,错误的知识产权块,错误的可编程逻辑器件芯片,错误的合成算法和软件以及错误的布局和布线算法和软件引起的错误。结果,仿真系统既反映了实际实现的设备的精度,又反映了专门构建的硬件辅助解决方案的容量和性能。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号