Basic cell design method for reducing the resistance of connection wiring between logic gates

摘要

The basic cell design method of the present invention is a method for carrying out: extended pattern formation for extending the patterns of input wiring and output wiring in the longitudinal direction, forming first extended patterns that extend with a prescribed dimensional width in a direction perpendicular to the longitudinal direction at the ends of the extended patterns, and forming second extended patterns that extend with the prescribed dimensional width from the input wiring and the output wiring at the center of the cell in the longitudinal direction; and dummy pattern formation for subsequently arranging dummy patterns in vacant areas within the cell.