首页>
外国专利>
PROCESSOR INCLUDING HYBRID REDUNDANCY FOR LOGIC ERROR PROTECTION
PROCESSOR INCLUDING HYBRID REDUNDANCY FOR LOGIC ERROR PROTECTION
展开▼
机译:包含混合冗余的处理器,可防止逻辑错误
展开▼
页面导航
摘要
著录项
相似文献
摘要
A processor core includes an instruction decode unit that may dispatch a same integer instruction stream to a plurality of integer execution units and may consecutively dispatch a same floating-point instruction stream to a floating-point unit. The integer execution units may operate in lock-step such that during each clock cycle, each respective integer execution unit executes the same integer instruction. The floating-point unit may execute the same floating-point instruction stream twice. Prior to the integer instructions retiring, compare logic may detect a mismatch between execution results from each of the integer execution units. In addition, prior to the results of the floating-point instruction stream transferring out of the floating-point unit, the compare logic may also detect a mismatch between results of execution of each consecutive floating-point instruction stream. Further, in response to detecting any mismatch, the compare logic may cause instructions causing the mismatch to be re-executed.
展开▼