首页>
外国专利>
Systems, Circuits, and Methods for Pipelined Folding and Interpolating ADC Architecture
Systems, Circuits, and Methods for Pipelined Folding and Interpolating ADC Architecture
展开▼
机译:用于流水线折叠和内插ADC架构的系统,电路和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method and apparatus for performing pipelined capacitive folding and interpolation analog-to-digital conversion. In one embodiment, the apparatus comprises a multistage pipelined analog-to-digital converter having: a distributed sample/hold and preamp, folding and interpolation unit which combines a plurality of preamplified signals using a capacitive folding and capacitive interpolation; and a decoding unit coupled to decode the output signals from the folding and interpolation unit. The distributed sample/hold and preamp drastically improves the input dynamic range and hence increases ADC over all linearity. This technique offers an inherent dynamic offset cancellation in every sample and can be implemented in submicron CMOS, using the core digital supply.
展开▼