首页> 外国专利> System for handling parallel input/output threads with cache coherency in a multi-core based storage array

System for handling parallel input/output threads with cache coherency in a multi-core based storage array

机译:在基于多核的存储阵列中处理具有缓存一致性的并行输入/输出线程的系统

摘要

A system comprising a scheduler, a first core, and a second core. The scheduler may be configured to prioritize a plurality of input/output (IO) requests. The first core may be configured to process one of the plurality of IO requests based on the prioritizing of the plurality of IO requests. The second core may be configured to process a different one of the plurality of IO requests based on the prioritizing of the plurality of IO requests.
机译:一种系统,包括调度器,第一核和第二核。调度器可以被配置为对多个输入/输出(IO)请求进行优先级排序。第一核心可以被配置为基于多个IO请求的优先级来处理多个IO请求中的一个。第二核心可以被配置为基于多个IO请求的优先级来处理多个IO请求中的不同IO请求。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号