首页>
外国专利>
Compact model methodology for PC landing pad lithographic rounding impact on device performance
Compact model methodology for PC landing pad lithographic rounding impact on device performance
展开▼
机译:用于PC平台焊盘光刻四舍五入的紧凑模型方法对器件性能的影响
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method and computer program product for modeling a semiconductor transistor device structure having an active device area, a gate structure, and including a conductive line feature connected to the gate structure and disposed above the active device area, the conductive line feature including a conductive landing pad feature disposed near an edge of the active device area in a circuit to be modeled. The method includes determining a distance between an edge defined by the landing pad feature to an edge of the active device area, and, from modeling a lithographic rounding effect of the landing pad feature, determining changes in width of the active device area as a function of the distance between an edge defined by the landing pad feature to an edge of the active device area. From these data, an effective change in active device area width (deltaW adder) is related to the determined distance.
展开▼