首页>
外国专利>
Dynamically reconfigurable power-aware, highly scaleable multiplier with reusable and locally optimized structures
Dynamically reconfigurable power-aware, highly scaleable multiplier with reusable and locally optimized structures
展开▼
机译:具有可重用和局部优化结构的可动态重新配置的功耗感知,高度可扩展的乘法器
展开▼
页面导航
摘要
著录项
相似文献
摘要
A large bit width multiplier with multiple copies of a core small bit width multiplier and ROM cells. The present invention provides a power system that trades off processing speed against power dissipation. The present invention reduces power dissipation to about half of the best industry implementation at about half the speed. Its power dissipation is 10% of another industry standard implementation at 1.5 times the speed. The present invention has a gate count that is about twice the gate count for these implementations.
展开▼