首页>
外国专利>
Test mode for parallel load of address dependent data to enable loading of desired data backgrounds
Test mode for parallel load of address dependent data to enable loading of desired data backgrounds
展开▼
机译:用于并行加载地址相关数据的测试模式,以实现所需数据背景的加载
展开▼
页面导航
摘要
著录项
相似文献
摘要
One or more embodiments of the invention enable a memory device to load its memory array with desired background data, such as to reduce total test time and costs associated with testing. A background data loading circuit according to one embodiment of the invention includes a buffer, a data loading circuit, and a pattern generating logic. The buffer is coupled to the array of memory cells. The data loading circuit is coupled to load data into the buffer to be transferred to a respective row of the memory cells. The pattern generating logic is coupled to the data loading circuit. The pattern generating logic applies a pattern generating algorithm corresponding to a test mode when the memory devices is in the test mode and generates patterns of data each for a respective row of the memory cells according to the pattern generating algorithm. The pattern generating logic further causes the data loading circuit to load each of the generated patterns of data into the buffer for transferring to a respective row of the memory cells.
展开▼