首页>
外国专利>
Fast dual-Vdd buffer insertion and buffered tree construction for power minimization
Fast dual-Vdd buffer insertion and buffered tree construction for power minimization
展开▼
机译:快速双 V I> dd Sub>缓冲区插入和缓冲树结构,可最大程度地降低功耗
展开▼
页面导航
摘要
著录项
相似文献
摘要
Integrated circuit apparatus and methods are described for inserting multi-Vdd buffers within an interconnection tree during routing toward minimization of power under a delay constraint. Insertion of level converters is not necessary within the routing trees of the interconnect tree despite the insertion of the multi-Vdd buffers. Techniques are described for controlling the dramatic complexity increment due to simultaneous delay and power consideration and increased buffer choices. Overhead reduction techniques are taught including: sampling based techniques, prediction based pruning techniques (PSP) and (PMP), and escape grid reduction, each of which are directed to multi-Vdd buffer insertion. The resultant integrated circuits are routed with substantial power reductions over conventional routing.
展开▼