首页> 外国专利> SEMICONDUCTOR DEVICE WITH AN IMPURITY DIFFUSION PREVENTING LAYER IN A POLY SILICON LAYER DOPED WITH IMPURITIES AND A DRAM DEVICE USING THE SAME, CAPABLE OF PREVENTING THE DIFFUSION OF IMPURITIES DOPED IN A POLY SILICON LAYER

SEMICONDUCTOR DEVICE WITH AN IMPURITY DIFFUSION PREVENTING LAYER IN A POLY SILICON LAYER DOPED WITH IMPURITIES AND A DRAM DEVICE USING THE SAME, CAPABLE OF PREVENTING THE DIFFUSION OF IMPURITIES DOPED IN A POLY SILICON LAYER

机译:具有掺杂有杂质的多晶硅层中的具有杂质扩散防止层的半导体器件和使用相同杂质的DRAM器件,能够防止掺杂有多晶硅的杂质中的杂质扩散

摘要

PURPOSE: A semiconductor device with an impurity diffusion preventing layer in a poly silicon layer doped with impurities ad a DRAM device using the same are provided to improve a contact property by not forming void or seam in a pad poly silicon layer.;CONSTITUTION: A plurality of gate stacks are formed on a semiconductor substrate(100). An impurity region is formed on a semiconductor substrate between gate stacks. An insulation layer(104) includes a contact hole(102) which exposes the semiconductor substrate. The impurities are doped in a poly silicon layer(108) including an impurity diffusion preventing layer(106). The impurity diffusion preventing layer is formed on a boundary between the semiconductor substrate and the poly silicon layer or between the insulation layer and the poly silicon layer.;COPYRIGHT KIPO 2011
机译:目的:提供一种半导体器件,该器件在掺杂有杂质的多晶硅层中具有杂质扩散防止层,以及使用该半导体器件的DRAM器件,以通过在焊盘多晶硅层中不形成空隙或接缝来改善接触性能。在半导体衬底(100)上形成多个栅叠层。在栅堆叠之间的半导体衬底上形成杂质区。绝缘层(104)包括暴露半导体衬底的接触孔(102)。杂质被掺杂在包括杂质扩散阻止层(106)的多晶硅层(108)中。防止杂质扩散层形成在半导体衬底和多晶硅层之间的边界上或绝缘层和多晶硅层之间的边界上。; COPYRIGHT KIPO 2011

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号