首页> 外国专利> DEBUGGING SCHEME COMPARING PROCESSOR INSTRUCTION SET PROCESSING MODE

DEBUGGING SCHEME COMPARING PROCESSOR INSTRUCTION SET PROCESSING MODE

机译:调试方案比较处理器指令集处理模式

摘要

FIELD: information technology.;SUBSTANCE: in one versions, the processor has an indicator of the current instruction set processing mode, data storage which is configured to store the indicator of the target instruction set processing mode, an execution unit which is configured to execute instructions according to the current instruction set processing mode, and a comparator circuit which is configured to compare the current instruction set processing mode with and the target instruction set processing mode when executing each instruction and indicate whether the current instruction set processing mode corresponds to the target instruction set processing mode.;EFFECT: high efficiency of debugging instructions in a processor.;28 cl, 3 dwg, 2 tbl
机译:技术领域:信息技术;实质:在一个版本中,处理器具有当前指令集处理模式的指示符,配置为存储目标指令集处理模式的指示符的数据存储,配置为执行的执行单元根据当前指令集处理模式的指令,以及比较器电路,其被配置为在执行每条指令时将当前指令集处理模式与目标指令集处理模式进行比较,并指示当前指令集处理模式是否与目标相对应指令集处理模式;效果:处理器中调试指令的效率很高; 28 cl,3 dwg,2 tbl

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号