首页> 外国专利> Arithmetic logic unit for processing binary input signals, has fault detector comparing binary output signals with each other or with inverse output signal to detect error during processing of input signals

Arithmetic logic unit for processing binary input signals, has fault detector comparing binary output signals with each other or with inverse output signal to detect error during processing of input signals

机译:用于处理二进制输入信号的算术逻辑单元,具有故障检测器,可将二进制输出信号彼此或与反向输出信号进行比较,以检测输入信号处理过程中的错误

摘要

The unit (100) has a processing unit (110) comprising a group of control gates for controlling two processing gates of corresponding two groups of processing gates based on a control signal (mi) to select an algebraic function among a set of algebraic functions. The two groups of processing gates process binary input signals (ai, bi) to obtain two binary output signals, respectively. A fault detector (120) compares the binary output signals with each other or with an inverse output signal to detect an error during processing of the input signals independent of the selected algebraic function. An independent claim is also included for a method for processing binary input signals.
机译:单元(100)具有处理单元(110),该处理单元包括一组控制门,用于基于控制信号(mi)控制相应的两组处理门的对应的两个处理门以在一组代数函数中选择代数函数。两组处理门分别处理二进制输入信号(ai,bi)以获得两个二进制输出信号。故障检测器(120)将二进制输出信号彼此比较或与反向输出信号进行比较,以在处理输入信号期间检测与选择的代数函数无关的错误。还包括用于处理二进制输入信号的方法的独立权利要求。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号