SYSTEM FOR TESTING A MULTITASTIC CALCULATION ARCHITECTURE FROM PROCESSOR COMMUNICATION DATA AND CORRESPONDING TEST METHOD

摘要

A multitask computing architecture system comprising a set of processors connected by data communication channels comprising a test instruction sequence generation stage (B) based on characteristics of said processors including programming rules of computing processors, characterized in that it comprises a control stage (A) of the sequence generation stage from the data representative of the data communication channels.