首页>
外国专利>
Processor with a Hybrid Instruction Queue with Instruction Elaboration Between Sections
Processor with a Hybrid Instruction Queue with Instruction Elaboration Between Sections
展开▼
机译:具有混合指令队列的处理器,各节之间具有指令详细说明
展开▼
页面导航
摘要
著录项
相似文献
摘要
Methods and apparatus for processing instructions by elaboration of instructions prior to issuing the instructions for execution are described. An instruction is received at a hybrid instruction queue comprised of a first queue and a second queue. When the second queue has available space, the instruction is elaborated to expand one or more bit fields to reduce decoding complexity when the elaborated instruction is issued, wherein the elaborated instruction is stored in the second queue. When the second queue does not have available space, the instruction is stored in an unelaborated form in a first queue. The first queue is configured as an exemplary in-order queue and the second queue is configured as an exemplary out-of-order queue.
展开▼