Method for generating an output voltage with an adjustable rms value from a variable DC link voltage

摘要

The method involves adjusting the maximum output voltage with a pulse width modulation of an intermediate circuit voltage. The intermediate circuit voltage is measured and a counter clock signal is generated with a counter clock frequency which is proportional to the measured intermediate circuit voltage. The counter value is compared and a level of output voltage depending on the comparison result is adjusted.