首页> 外国专利> The digital output signal from the output abnormal distinction mannered null digital operation circuit of the analog

The digital output signal from the output abnormal distinction mannered null digital operation circuit of the analog

机译:来自输出异常区别的数字输出信号归类为模拟的空数字运算电路

摘要

PROBLEM TO BE SOLVED: To provide an analog output circuit that reliably detects abnormality in a digital/analog converter and the like and is inexpensive, and to provide a mass flow rate control device that uses it.;SOLUTION: The circuit is an analog output circuit that outputs an analog signal based on a digital output signal from a digital arithmetic circuit, via a digital/analog converter and a gain circuit. The digital arithmetic circuit incorporates a pulse wide modulator and an analog/digital converter. A DAC output signal from the digital/analog converter and a PWM signal having been made at a constant voltage via a low-pass filter based on an output of the pulse wide modulator are input into an addition-subtraction circuit. The addition-subtraction circuit outputs the addition-subtraction result of the DAC output signal and the PWM signal to the analog/digital converter. The digital arithmetic circuit outputs an abnormality signal, on the basis of the addition-subtraction result.;COPYRIGHT: (C)2009,JPO&INPIT
机译:解决的问题:提供一种能够可靠地检测数字/模拟转换器等中的异常并且廉价的模拟输出电路,并提供一种使用该模拟输出电路的质量流量控制装置。该电路经由数字/模拟转换器和增益电路基于来自数字运算电路的数字输出信号输出模拟信号。数字算术电路包含一个脉冲宽度调制器和一个模拟/数字转换器。来自数字/模拟转换器的DAC输出信号和基于脉冲宽度调制器的输出经由低通滤波器以恒定电压产生的PWM信号被输入到加减法电路中。加减电路将DAC输出信号和PWM信号的加减结果输出到模拟/数字转换器。数字运算电路根据加减结果输出异常信号。版权所有:(C)2009,JPO&INPIT

著录项

  • 公开/公告号JP5136900B2

    专利类型

  • 公开/公告日2013-02-06

    原文格式PDF

  • 申请/专利权人 日立金属株式会社;

    申请/专利号JP20080214488

  • 发明设计人 後藤 崇夫;

    申请日2008-08-22

  • 分类号G05B9/02;G05B11/36;G05B23/02;G01F1/00;

  • 国家 JP

  • 入库时间 2022-08-21 16:53:37

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号