首页> 外国专利> Method and system for implementing top down design and verification of an electronic design

Method and system for implementing top down design and verification of an electronic design

机译:用于实现自上而下的设计和电子设计验证的方法和系统

摘要

Disclosed is a method and system for performing design and verification using stepwise refinement techniques, which can also include or be referred to as “top-down” design verification. With the present stepwise refinement approach, the electronic design can be acted upon at different levels of abstraction, but with approximately the same level of resolution at each abstraction level. A strong relationship of consistency exists between the successive abstraction levels of the design. On account of this consistency, properties that are established or true at one level of the design remain true for all subsequent levels of abstraction of the design. The present approach also allows designers to more efficiently and accurately perform hardware/software co-design. For the co-design process, consistency between different levels of abstraction allows a designer to safely implement a systematic and concurrent divide-and-conquer approach to the hardware and/or software elements in a design.
机译:公开了一种用于使用逐步完善技术来执行设计和验证的方法和系统,其还可以包括或称为“自上而下”的设计验证。使用本发明的逐步改进方法,可以在不同的抽象级别上对电子设计进行操作,但是在每个抽象级别上具有近似相同的分辨率级别。设计的连续抽象级别之间存在紧密的一致性关系。由于这种一致性,对于设计的所有后续抽象级别,在设计的一个级别建立或为真的属性仍然为真。本方法还允许设计人员更有效和准确地执行硬件/软件协同设计。对于协同设计过程,不同抽象级别之间的一致性允许设计人员安全地对设计中的硬件和/或软件元素实施系统且并行的分而治之方法。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号