首页> 外国专利> Systems and Methods for Detecting Design-Level Attacks Against a Digital Circuit

Systems and Methods for Detecting Design-Level Attacks Against a Digital Circuit

机译:用于检测针对数字电路的设计级攻击的系统和方法

摘要

Systems and methods for detecting design-level attacks against a digital circuit which includes various functional units. A target unit is selected from among the functional units for monitoring and a predictor unit is arranged to receive events before they reach the target unit. A reactor unit is selected from among the functional units of the digital circuit which are arranged to receive events after they pass through the target unit. A monitor unit is arranged to receive predicted event messages from the predictor unit and actual event messages from the reactor unit. The monitor unit is configured to indicate an alarm based on a comparison of the predicted event messages received from the predictor unit and the actual event messages received from the reactor unit.
机译:用于检测针对包括各种功能单元的数字电路的设计级攻击的系统和方法。从用于监视的功能单元中选择目标单元,并且将预测器单元设置为在事件到达目标单元之前接收事件。从数字电路的功能单元中选择一个反应堆单元,这些单元被安排为在事件通过目标单元后接收事件。监视单元布置成从预测器单元接收预测事件消息并从反应堆单元接收实际事件消息。监测器单元被配置为基于从预测器单元接收的预测事件消息与从反应堆单元接收的实际事件消息的比较来指示警报。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号