首页>
外国专利>
System and method for instruction-level parallelism in a programmable multiple network processor environment
System and method for instruction-level parallelism in a programmable multiple network processor environment
展开▼
机译:在可编程多网络处理器环境中用于指令级并行化的系统和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A system and method process data elements with instruction-level parallelism. An instruction buffer holds a first instruction and a second instruction, the first instruction being associated with a first thread, and the second instruction being associated with a second thread. A dependency counter counts satisfaction of dependencies of instructions of the second thread on instructions of the first thread. An instruction control unit is coupled to the instruction buffer and the dependency counter, the instruction control unit increments and decrements the dependency counter according to dependency information included in instructions. An execution switch is coupled to the instruction control unit and the instruction buffer, and the execution switch routes instructions to instruction execution units.
展开▼