首页> 外国专利> METHOD AND APPARATUS FOR ELIMINATING PARTIALLY REDUNDANT ARRAY BOUNDS CHECKS IN AN EMBEDDED COMPILER

METHOD AND APPARATUS FOR ELIMINATING PARTIALLY REDUNDANT ARRAY BOUNDS CHECKS IN AN EMBEDDED COMPILER

机译:消除嵌入式编译器中部分冗余的数组绑定检查的方法和装置

摘要

A method for identifying and eliminating partially redundant array bounds checks in DVM JIT compliers is disclosed. The method employs an algorithm that is capable of eliminating array bound checks for complex indices that comprise of a combination of iterators, loop invariants and constants. The method identifies array references that may be hoisted outside the loop for optimization of the checks. Further, a valid expression tree table is constructed for the reference and the partially redundant checks are eliminated by hoisting newly generated check out of the loop. The method optimizes the checks and thereby increases speed of execution.
机译:公开了一种用于识别和消除DVM JIT编译器中的部分冗余的阵列边界检查的方法。该方法采用一种算法,该算法能够消除对复杂索引的数组范围检查,该复杂索引由迭代器,循环不变式和常量的组合组成。该方法标识可以在循环外部提升以优化检查的数组引用。此外,为参考构建有效的表达式树表,并通过将新生成的校验从循环中提升来消除部分冗余校验。该方法优化了检查,从而提高了执行速度。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号