首页> 外国专利> Systems and Methods to Avoid False Verify and False Read

Systems and Methods to Avoid False Verify and False Read

机译:避免错误验证和错误读取的系统和方法

摘要

In a nonvolatile NAND memory array, a NAND block may be falsely determined to be in an erased condition because of the effect of unwritten cells prior to the erase operation. Such cells may be programmed with dummy data prior to erase, or parameters used for a verify operation may be modified to compensate for such cells. Read operations may be similarly modified to compensate for unwritten cells.
机译:在非易失性NAND存储器阵列中,由于在擦除操作之前未写入的单元的影响,NAND块可能被错误地确定为处于擦除状态。可以在擦除之前用伪数据对此类单元进行编程,或者可以修改用于验证操作的参数以补偿此类​​单元。读取操作可以类似地修改以补偿未写入的单元。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号