首页> 外国专利> MEMORY SUBSYSTEM PERFORMANCE BASED ON IN-SYSTEM WEAK BIT DETECTION

MEMORY SUBSYSTEM PERFORMANCE BASED ON IN-SYSTEM WEAK BIT DETECTION

机译:基于系统内弱位检测的内存子系统性能

摘要

A memory subsystem can test a memory device in situ, testing the performance of parameters of operation the device in the system it is built into during production. Thus, the system can detect the specific values that will work for one or more operating parameters for the memory device in actual runtime. A test component embedded in the memory subsystem can perform a stress test and identify specific bits or lines of memory that experience failure under one or more stresses. The system can then map out the failed bits or lines to prevent the bits/lines from being used in runtime of the system.
机译:存储器子系统可以在生产过程中就地测试存储设备,测试该设备在内置系统中的操作参数的性能。因此,系统可以在实际运行时检测将对存储设备的一个或多个操作参数起作用的特定值。嵌入在内存子系统中的测试组件可以执行压力测试,并识别在一个或多个压力下会发生故障的特定的内存位线。然后,系统可以映射出故障的位或线,以防止位/线在系统运行时使用。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号