首页>
外国专利>
Techniques for Utilizing Transaction Lookaside Buffer Entry Numbers to Improve Processor Performance
Techniques for Utilizing Transaction Lookaside Buffer Entry Numbers to Improve Processor Performance
展开▼
机译:利用事务后备缓冲区条目号提高处理器性能的技术
展开▼
页面导航
摘要
著录项
相似文献
摘要
A technique for operating a processor includes translating, using an associated transaction lookaside buffer, a first virtual address into a first physical address through a first entry number in the transaction lookaside buffer. The technique also includes translating, using the transaction lookaside buffer, a second virtual address into a second physical address through a second entry number in the translation lookaside buffer. The technique further includes, in response to the first entry number being the same as the second entry number, determining that the first and second virtual addresses point to the same physical address in memory and reference the same data.
展开▼