首页>
外国专利>
High performance queue implementations in multiprocessor systems
High performance queue implementations in multiprocessor systems
展开▼
机译:多处理器系统中的高性能队列实现
展开▼
页面导航
摘要
著录项
相似文献
摘要
Systems and methods provide a single reader single writer (SRSW) queue structure having entries that can be concurrently accessed in an atomic manner with a single memory access. The SRSW queues may be combined to create more complicated queues, including multiple reader single writer (MRSW), single reader multiple writer (SRMW), and multiple reader multiple writer (MRMW) queues.
展开▼