首页> 外国专利> Method for controlling a basic parity node of a non-binary LDPC code decoder, and corresponding basic parity node processor

Method for controlling a basic parity node of a non-binary LDPC code decoder, and corresponding basic parity node processor

机译:控制非二进制LDPC码解码器的基本奇偶校验节点的方法及相应的基本奇偶校验节点处理器

摘要

A method for controlling an elementary parity node of a decoder for decoding non-binary LDPC codes or a code decoder using at least one non-binary parity constraint, and to the corresponding elementary parity node. The elementary parity node receives first and second input lists (U1, U2) having nm elements sorted in ascending or descending order, nm being greater than 1, and gives an output list (Uout) of nm′ elements sorted in said ascending or descending order, nm′ being greater than 1, each element of the output list (Uout) being the result of a computing operation φ between an element of the first input list (U1) and an element of the second input list (U2). A limited number of candidates is selected for each element of the output list to be generated so as to reduce the number of operations to be carried out in the elementary parity node.
机译:一种用于控制解码器的基本奇偶校验节点和相应的基本奇偶校验节点的方法,该解码器的基本奇偶校验节点使用至少一个非二进制奇偶校验约束来解码非二进制LDPC码或代码解码器。基本奇偶校验节点接收具有以升序或降序排序的n m 个元素的第一和第二输入列表(U 1 ,U 2 m 大于1,并给出n m'元素的输出列表(U out ),该元素按所述升序或降序排列 m'大于1,输出列表的每个元素(U out )是第一输入列表的元素(U < Sub> 1 )和第二个输入列表的元素(U 2 )。为要生成的输出列表的每个元素选择数量有限的候选对象,以减少要在基本奇偶校验节点中执行的操作的数量。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号