首页>
外国专利>
Supporting targeted stores in a shared-memory multiprocessor system
Supporting targeted stores in a shared-memory multiprocessor system
展开▼
机译:在共享内存多处理器系统中支持目标存储
展开▼
页面导航
摘要
著录项
相似文献
摘要
The present embodiments provide a system for supporting targeted stores in a shared-memory multiprocessor. A targeted store enables a first processor to push a cache line to be stored in a cache memory of a second processor in the shared-memory multiprocessor. This eliminates the need for multiple cache-coherence operations to transfer the cache line from the first processor to the second processor. The system includes an interface, such as an application programming interface (API), and a system call interface or an instruction-set architecture (ISA) that provides access to a number of mechanisms for supporting targeted stores. These mechanisms include a thread-location mechanism that determines a location near where a thread is executing in the shared-memory multiprocessor, and a targeted-store mechanism that targets a store to a location (e.g., cache memory) in the shared-memory multiprocessor.
展开▼