首页>
外国专利>
APPARATUS AND METHOD FOR CORRECTING OUTPUT SIGNAL OF FPGA-BASED MEMORY TEST DEVICE
APPARATUS AND METHOD FOR CORRECTING OUTPUT SIGNAL OF FPGA-BASED MEMORY TEST DEVICE
展开▼
机译:基于FPGA的存储器测试装置的输出信号的校正装置和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
An apparatus and method for correcting an output signal of an FPGA-based memory test device includes a clock generator for outputting clock signals having different phases; and a pattern generator for outputting an address signal, a data signal and a clock signal in response to the clock signals input from the clock generator, and correcting a timing of each of the output signals using flip flops for timing measurement. Wherein the address signal, the data signal and the clock signal, through a pattern generator, are implemented with a programmable logic such as FPGA, thereby shortening the correcting time without the use of an external delay device, and increasing accuracy of output timing of the signal for memory testing, ultimately enhancing performance (accuracy) of a memory tester.
展开▼