首页> 外国专利> Method for efficient FPGA packing

Method for efficient FPGA packing

机译:FPGA高效打包的方法

摘要

A method for programming a cluster-based field programmable gate array (FPGA) device includes providing a netlist and cluster size information, translating the netlist into a hypergraph, partitioning the hypergraph into multiple partitions and optimizing the Rent characteristic, translating the partitions into clusters, placing the clusters on the FPGA device, routing interconnects using a pre-fabricated routing resource on the FPGA device, generating a programming bitstream in response to the placing and routing, and providing the programming bitstream to the FPGA device to realize the user design.
机译:一种用于对基于集群的现场可编程门阵列(FPGA)设备进行编程的方法,包括提供网表和集群大小信息,将网表转换为超图,将超图划分为多个分区和优化Rent特性,将分区转换为集群,将群集放置在FPGA设备上,使用预制的路由资源在FPGA设备上路由互连,响应放置和路由生成编程位流,并将编程位流提供给FPGA设备以实现用户设计。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号