首页> 外国专利> Power saving techniques that use a lower bound on bit errors

Power saving techniques that use a lower bound on bit errors

机译:对位错误使用下限的节能技术

摘要

A read back bit sequence and charge constraint information are obtained. A lower bound on a number of bit errors associated with the read back bit sequence is determined based at least in part on the read back bit sequence and the charge constraint information. The lower bound and an error correction capability threshold associated with an error correction decoder are compared. In the event the lower bound is greater than or equal to the error correction capability threshold, an error correction decoding failure is predicted and in response to the prediction a component is configured to save power.
机译:获得回读的位序列和电荷约束信息。至少部分地基于回读比特序列和电荷约束信息来确定与回读比特序列相关联的多个比特错误的下限。比较与纠错解码器相关联的下限和纠错能力阈值。在下限大于或等于纠错能力阈值的情况下,预测纠错解码失败,并且响应于该预测,组件被配置为节省功率。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号