首页>
外国专利>
Packed two source inter-element shift merge processors, methods, systems, and instructions
Packed two source inter-element shift merge processors, methods, systems, and instructions
展开▼
机译:打包了两个源元素间移位合并处理器,方法,系统和指令
展开▼
页面导航
摘要
著录项
相似文献
摘要
A processor includes a decoder to receive an instruction that indicates first and second source packed data operands and at least one shift count. An execution unit is operable, in response to the instruction, to store a result packed data operand. Each result data element includes a first least significant bit (LSB) portion of a first data element of a corresponding pair of data elements in a most significant bit (MSB) portion, and a second MSB portion of a second data element of the corresponding pair in a LSB portion. One of the first LSB portion of the first data element and the second MSB portion of the second data element has a corresponding shift count number of bits. The other has a number of bits equal to a size of a data element of the first source packed data minus the corresponding shift count.
展开▼