首页>
外国专利>
- FMA REDUCING POWER CONSUMPTION IN A FUSED MULTIPLY-ADD FMA UNIT RESPONSIVE TO INPUT DATA VALUES
- FMA REDUCING POWER CONSUMPTION IN A FUSED MULTIPLY-ADD FMA UNIT RESPONSIVE TO INPUT DATA VALUES
展开▼
机译:-FMA降低了用于输入数据值的融合多模FMA单元中的功耗
展开▼
页面导航
摘要
著录项
相似文献
摘要
In an embodiment, a combined multiplication-add (FMA) circuit is configured to receive a plurality of input data values and perform FMA instructions on the input data values. The circuit includes an adder unit coupled to an output of a multiplier unit and a multiplier unit and a control logic that receives input data values and reduces switching operations to reduce power consumption of one or more components of the circuit according to one or more values of the input data values. . Other embodiments are described and claimed.
展开▼