首页>
外国专利>
Method and apparatus for word-level netlist reduction and verification using same
Method and apparatus for word-level netlist reduction and verification using same
展开▼
机译:单词级网表的减少和验证方法及装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
A computer implemented representation of a circuit design is reduced by representing the circuit design as a data structure defining a netlist. A first set of nodes is identified in the netlist that includes datapath nodes, preferably nodes that do not intermingle data and control. The first set of nodes is segmented into segment widths that correspond to uniformly treated segments of the corresponding words. A second set of nodes, including nodes that intermingle data and control, are converted into bit-level nodes. The segmented nodes are analyzed to define reduced safe sizes by applying a computer implemented function. An updated data structure representing the circuit design is then generated using the reduced safe sizes of the segmented nodes.
展开▼