首页> 外国专利> High capacitance density gate dielectrics for III-V semiconductor channels using a pre-disposition surface treatment involving plasma and TI precursor exposure

High capacitance density gate dielectrics for III-V semiconductor channels using a pre-disposition surface treatment involving plasma and TI precursor exposure

机译:使用涉及等离子体和TI前驱物暴露的预沉积表面处理,用于III-V半导体通道的高电容密度栅极电介质

摘要

A method of depositing a uniform dielectric thin film is provided that includes pre-cleaning a substrate surface, using a deposition apparatus, by exposing the substrate to a plasma, where the plasma can include a nitrogen plasma, a hydrogen plasma, an ammonia plasma, or a plasma containing nitrogen-hydrogen radicals in a plasma chamber of the deposition apparatus, where the substrate comprises a semiconductor of type III-V, and exposing the pre-cleaned substrate surface, using the deposition apparatus, to alternating cycles of the plasma, using the plasma chamber, and pulses of a precursor containing Ti, using a deposition chamber of the deposition apparatus, where less than 10% TiN or Ti—O—N bonding is present on said substrate surface, where a uniform substantially TiO2 dielectric thin film is formed on said substrate.
机译:提供了一种沉积均匀介电薄膜的方法,该方法包括使用沉积设备通过将基板暴露于等离子体中来预清洁基板表面,其中等离子体可以包括氮等离子体,氢等离子体,氨等离子体,沉积设备的等离子体腔室中的等离子体或包含氮氢自由基的等离子体,其中衬底包括III-V型半导体,并使用沉积设备将预清洁的衬底表面暴露于等离子体的交替循环中,使用等离子腔室,使用沉积设备的沉积腔室,以及包含Ti的前驱物的脉冲,其中在所述衬底表面上存在少于10%的TiN或Ti-O-N键,其中均匀的基本上TiO 在所述基板上形成2 电介质薄膜。

著录项

相似文献

  • 专利
  • 外文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号