首页> 外国专利> Method and apparatus for memory efficient architecture of successive interference cancellation for MIMO systems

Method and apparatus for memory efficient architecture of successive interference cancellation for MIMO systems

机译:用于MIMO系统的连续干扰消除的存储器有效架构的方法和装置

摘要

In a method for performing successive interference cancellation (SIC) in a multiple input, multiple output (MIMO) communication channel, a plurality of received signals are processed to decode a first codeword. An equalizer is generated corresponding to a second codeword and applied to the plurality of received signals to generate an equalized signal. An interference signal is also generated using the first codeword and then subtracted from the equalized signal. The equalized signal is processed to decode the second codeword.
机译:在用于在多输入多输出(MIMO)通信信道中执行连续干扰消除(SIC)的方法中,处理多个接收信号以解码第一码字。产生与第二码字相对应的均衡器,并将其应用于多个接收信号以产生均衡信号。还使用第一码字生成干扰信号,然后从均衡信号中减去干扰信号。处理均衡后的信号以解码第二码字。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号