首页> 外国专利> PARALLELIZED MAJORITY-LOGIC DECODING OF REED-MULLER CODES

PARALLELIZED MAJORITY-LOGIC DECODING OF REED-MULLER CODES

机译:里德-穆勒码的无数次逻辑译码

摘要

The arrangement has summing modules (SI-11 - SI-ED) in a plane linked with input terminals (I1-IN). Inputs of decision modules (MI-1- MI-E) are linked with an output of the summing modules. The summing modules are linked with a precise decision module i.e. AND-gate, in another plane of decision modules (MII-1 -MII-G) and the input terminals. Output terminals (O1-OG) are linked with a precise summing module i.e. XOR-gate in a third plane of summing modules (SIII-1 to SIII-G). Length and minimum clearance of a code, number of symbols of a data word are represented in the summing modules. An independent claim is also included for a method for decoding a data word by a fault-correcting, linear code.
机译:该装置在与输入端子(I1-IN)链接的平面中具有求和模块(SI-11-SI-ED)。决策模块(MI-1- MI-E)的输入与求和模块的输出链接。求和模块在一个决策模块(MII-1 -MII-G)和输入端子的另一个平面中与精确的决策模块即AND门链接。输出端子(O1-OG)与精确的求和模块链接,即求和模块(SIII-1至SIII-G)的第三平面中的XOR门。求和模块中表示代码的长度和最小间隙,数据字的符号数。还包括一种用于通过故障校正线性码对数据字进行解码的方法的独立权利要求。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号