首页>
外国专利>
LOW-MISS-RATE AND LOW-MISS-PENALTY CACHE SYSTEM AND METHOD
LOW-MISS-RATE AND LOW-MISS-PENALTY CACHE SYSTEM AND METHOD
展开▼
机译:低错误率和低错误惩罚缓存系统和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method for assisting operations of a processor core coupled to a first memory and a second memory includes: examining instructions being filled from the first memory to the second memory to extract instruction information containing at least branch information of the instructions, and creating a plurality of tracks based on the extracted instruction information. Further, the method includes filling one or more instructions from the first memory to the second memory based on one or more tracks from the plurality of tracks before the processor core starts executing the instructions, such that the processor core fetches the instructions from the second memory for execution. Filling the instructions further includes pre-fetching from the first memory to the second memory instruction segments containing the instructions corresponding to at least two levels of branch target instructions based on the one or more tracks.
展开▼