首页> 外国专利> Look-aside buffer coherency for multi-core heterogeneous system transformations

Look-aside buffer coherency for multi-core heterogeneous system transformations

机译:用于多核异构系统转换的后备缓冲区一致性

摘要

Methods, devices, and instructions for performing a reverse translation lookaside buffer (TLB) look-up using a physical address input, including obtaining with a first processor the physical address input, wherein the physical address input indicates a physical address corresponding to a shared memory, obtaining a first mask associated with a first virtual address from a first TLB entry within a TLB associated with the first processor, wherein the obtained first mask is a bit pattern, obtaining from the first TLB entry a first page frame number associated with the shared memory, applying the obtained first mask to the obtained first page frame number to generate a first value, applying the obtained first mask to the obtained physical address input to generate a second value, and comparing the first value and the second value to determine whether the first value and the second value match.
机译:用于使用物理地址输入来执行反向翻译后备缓冲器(TLB)查找的方法,设备和指令,包括使用第一处理器获得物理地址输入,其中,物理地址输入指示与共享存储器相对应的物理地址,从与第一处理器相关联的TLB中的第一TLB条目中获得与第一虚拟地址相关联的第一掩码,其中,获得的第一掩码是位模式,从第一TLB条目中获得与共享服务器相关联的第一页面帧号存储器,将获得的第一掩码应用于获得的第一页面帧号以生成第一值,将获得的第一掩码应用于获得的物理地址输入以生成第二值,并比较第一值和第二值以确定是否第一个值和第二个值匹配。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号