首页> 外国专利> Optimized Use of Hardware Micro Partition Prefetch Based on Software Thread Usage

Optimized Use of Hardware Micro Partition Prefetch Based on Software Thread Usage

机译:根据软件线程使用情况优化使用硬件微分区预取

摘要

A computer-implemented method selectively adjusts a resources addresses cache of addresses of resources used by virtual processors. A first dispatch from a hypervisor dispatches a first virtual processor, and then tracks processes executed by the first virtual processor. The hypervisor caches cache addresses of resources used by the processes after the first dispatch in a resources addresses cache. The hypervisor undispatches the first virtual processor, and then redispatches the first virtual processor as a second virtual processor by issuing a second dispatch. Processes executed by the second virtual processor are compared to processes executed during by the first virtual processor, thus leading to an identification of a level of process utilization consistency. The hypervisor then adjusts the resources addresses cache by selectively clearing resource addresses based on the level of process utilization consistency.
机译:一种计算机实现的方法,选择性地调整虚拟处理器使用的资源地址的资源地址缓存。来自管理程序的第一次调度会调度第一虚拟处理器,然后跟踪由第一虚拟处理器执行的进程。系统管理程序在第一次分配后将进程使用的资源的地址缓存在资源地址缓存中。系统管理程序取消调度第一虚拟处理器,然后通过发出第二调度将第一虚拟处理器重新调度为第二虚拟处理器。将第二虚拟处理器执行的进程与第一虚拟处理器执行的进程进行比较,从而确定进程利用率的一致性。然后,系统管理程序通过根据进程利用率一致性的级别有选择地清除资源地址来调整资源地址缓存。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号