首页> 外国专利> Method to identify extrinsic SRAM bits for failure analysis based on fail count voltage response

Method to identify extrinsic SRAM bits for failure analysis based on fail count voltage response

机译:基于故障计数电压响应的用于识别故障分析的外部SRAM位的方法

摘要

A method and an apparatus for identifying non-intrinsic defect bits from a population of failing bits for failure analysis to characterize the extrinsic failure mechanisms is provided. Embodiments include performing a failure mode test on a bank of a memory array at different low VDD; determining optimal bank size to observe plateaus of fail counts; determining fail counts of the bank at each different low VDD; determining a plateau of the fail counts; determining whether the plateau represents extrinsic bits of the bank; and submitting the extrinsic bits for root cause analysis.
机译:提供了一种方法和设备,该方法和设备用于从大量故障位中识别非本征缺陷位,以进行故障分析以表征本征故障机制。实施例包括在不同的低VDD下对存储阵列的存储体执行故障模式测试;确定最佳银行规模以观察失败计数的平稳期;确定在每个不同的低VDD处的存储体的失败计数;确定失败计数的平稳期;确定平台是否代表存储体的外部位;并将外部位提交给根本原因分析。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号