首页>
外国专利>
Resistance to cache timing attacks on block cipher encryption
Resistance to cache timing attacks on block cipher encryption
展开▼
机译:抵抗块密码加密的高速缓存定时攻击
展开▼
页面导航
摘要
著录项
相似文献
摘要
Technology is generally described for improving resistance to cache timing attacks made on block cipher encryption implementations. In some examples, the technology can include identifying one or more tunable parameters of the block cipher encryption algorithm; creating multiple encryption algorithm implementations by varying one or more of the parameter values; causing a computing system to encrypt data using the implementations; measuring average execution times at the computing system for the implementations subjecting the implementations to a cache timing attack; measuring average execution times at the computing system for the implementations subjected to a cache timing attack; computing a time difference between the average execution times for the implementations when not subjected and when subjected to a cache timing attack; selecting an implementation having a lower time difference; and using the selected implementation for a subsequent encryption operation.
展开▼