首页>
外国专利>
Compiler method for generating instructions for vector operations on a multi-endian processor
Compiler method for generating instructions for vector operations on a multi-endian processor
展开▼
机译:用于在多端处理器上生成用于向量运算的指令的编译器方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A compiler includes a vector instruction processing mechanism that generates instructions for vector instructions in a way that assures correct operation in a bi-endian environment, wherein the processor architecture contains instructions with an inherent endian bias. The compiler uses a code generation endian preference that is specified by the user, and that determines a natural element order. When the compiler processes a computer program, it generates instructions for vector operations by determining whether the vector instruction has an endian bias that matches the specified endian preference. When the vector instruction has no endian bias, or when the endian bias of the vector instruction matches the specified endian preference, the compiler generates one or more instructions for the vector instruction as it normally does. When the endian bias of the vector instruction does not match the specified endian preference, the compiler generates instructions to fix the mismatch.
展开▼