首页>
外国专利>
GENERATING COMBINED BUS CLOCK SIGNALS USING ASYNCHRONOUS MASTER DEVICE REFERENCE CLOCKS IN SHARED BUS SYSTEMS AND RELATED METHODS DEVICES AND COMPUTER READABLE MEDIA
GENERATING COMBINED BUS CLOCK SIGNALS USING ASYNCHRONOUS MASTER DEVICE REFERENCE CLOCKS IN SHARED BUS SYSTEMS AND RELATED METHODS DEVICES AND COMPUTER READABLE MEDIA
展开▼
机译:在共享总线系统中使用异步主设备参考时钟生成组合总线时钟信号以及相关方法设备和计算机可读媒体
展开▼
页面导航
摘要
著录项
相似文献
摘要
Generating combined bus clock signals using asynchronous master device reference clocks in shared bus systems and related methods devices and computer readable media are disclosed. In one aspect a method for generating combined bus clock signals comprises detecting a start event by each master device of multiple master devices communicatively coupled to a shared clock line of a shared bus. Each master device samples a plurality of shared clock line values of the shared clock line at a corresponding plurality of transitions of a reference clock signal for the master device. Each master device determines whether the plurality of shared clock line values is identical. If the shared clock line values are identical each master device drives a shared clock line drive value inverse to the plurality of shared clock line values to the shared clock line at a next transition of the reference clock signal for the master device.
展开▼