首页> 外国专利> Method for creating a slot-line on a multilayer substrate and multilayer printed circuit comprising at least one slot-line realized according to said method and used as an isolating slot or antenna

Method for creating a slot-line on a multilayer substrate and multilayer printed circuit comprising at least one slot-line realized according to said method and used as an isolating slot or antenna

机译:在多层基板上形成缝线的方法和包括至少一条缝线的多层印刷电路,该至少一条缝线根据所述方法实现并用作隔离缝或天线

摘要

The present invention relates to a method for realizing a short-circuited slot-line on a multilayer substrate comprising at least a first conductive layer, a dielectric layer and a second conductive layer, the method comprising the following steps: - etching in the first conductive layer a slot-line (2) having an electrical length L, - etching in the first conductive layer, around the slot-line, a first portion (5a) of a first band having an electrical length L1 ≤ L, - etching in the first conductive layer, around the slot-line, a second portion (5b) of said first band, having an electrical length L2 ≤ L, - etching in the second conductive layer, a second band (7) in the form of a loop having an electrical length L3, - one end (8a) of the second band being connected to the first part of the first band and the other end (8b) of the second band being connected to the second part of the first band so as to form a conductive loop. The method is used notably to realize isolating slot-lines and slot-antennae.
机译:本发明涉及一种用于在至少包括第一导电层,介电层和第二导电层的多层基板上实现短路缝线的方法,该方法包括以下步骤:-在第一导电层中进行蚀刻。在层上形成一条电长度为L的缝隙线(2)-在第一导电层中刻蚀该缝隙线周围的第一条带的第一部分(5a)的电气长度为L1≤L-在该缝隙线中进行刻蚀围绕缝隙线的第一导电层,所述第一带的第二部分(5b),电长度L2≤L,-在第二导电层中蚀刻,呈环带形式的第二带(7),具有电长度L3,-第二带的一端(8a)连接到第一带的第一部分,第二带的另一端(8b)连接到第一带的第二部分,以形成导电回路。该方法尤其用于实现缝隙线和缝隙天线的隔离。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号