首页>
外国专利>
Digital controlled oscillator based clock generator for multi-channel design
Digital controlled oscillator based clock generator for multi-channel design
展开▼
机译:基于数字振荡器的时钟发生器,用于多通道设计
展开▼
页面导航
摘要
著录项
相似文献
摘要
A clock divider includes, in part, a pair of counters and a programmable delay line. A first one of the counters operates at a first frequency and is configured to count using a first integer portion of the divisor. The second counter operates at a second frequency smaller than the first frequency and is configured to count using a second integer portion of the divisor. The programmable delay line includes, in part, a chain of delay elements configured to generate a multitude of delays of the output of the second counter. A multiplexer selects one of the generated delays in accordance with the fractional portion of the divisor. The second counter increases its count only when the first counter reaches a terminal count. The first and second integer portions are loaded respectively into the first and second counters when the second counter reaches its terminal count.
展开▼